Abstract-
I. INTRODUCTION
Bandgap voltage reference is an important component in providing a temperature independence voltage reference in analog and mixed signal circuitry [1] . In recent years, the advancement and shrinking in transistor process technology which has a lower breakdown voltage, has further reduces voltage level of supply voltage. For process technology lower than m, the supply voltage for circuit has gone down to 1.20V. This mean the classic bandgap voltage reference around 1.12V is no longer relevant and sub-1V voltage reference circuitry has to be designed [2] . The decreasing transistor size has also encouraged the trend of system integration into a full-chip which called Silicon-on-Chip (SoC). The lower power consumption requirement is therefore becoming more critical in order to reduce the heat and also prolong the battery life.
There are many reported sub-1V bandgap design. João Navarro and Eder Ishibe [3] suggested a current summation method which output 0.51V voltage reference. The temperature independency is attained through current summation of a PTAT and a CTAT signal, through a resistor bridge. The current that flow through the resistor bridge may has a higher variation to compensate the different weightage of PTAT and CTAT current. In this paper, a voltage summation of PTAT and CTAT signal is proposed with a simple start-up circuit. This a low power bandgap voltage reference is designed and simulated to supply a low voltage reference for LDO with 1.20V supply. Fig. 1 shows the block diagram of BGR voltage reference connection with LDO. The sub-1V reference voltage circuit is realized by an output stage of the bandgap circuit. In Section 2, the complete circuit design is presented. The simulated results are provided and discussed in Section 3. Finally the conclusion remarks are presented in Section 4.
II. CIRCUIT DESIGN
The schematic of the proposed low power bandgap circuit design is shown in Fig. 2 . The proposed circuit consists of a start-up circuit and bandgap core circuit. The bandgap core circuit consists of BJT transistors Q 1 and Q 2 , resistor R 1 , an operational amplifier and output stage circuit. The conventional bandgap voltage reference output nominated value around 1.12V, which is realized by equation (1), is not able to adopt in this work because the proposed bandgap is designed to supply a reference voltage for a low voltage LDO powered by 1.20V V CC . Therefore, a different structure of output stage is adopted. This bandgap output reference voltage is designed to be low voltage, which is .
, where K is design constant.
A. Bandgap Core Circuit
As shown in Fig. 2 , BJT transistors Q 1 and Q 2 , resistor R 1 and the op-amp formed a proportional to absolute temperature (PTAT) voltage. The gain of the op-amp keeps its both input in same voltage level, so that a virtual loop is formed between Q 1 , Q 2 and R 1 . Therefore a PTAT voltage is realized by the voltage drop on R 1 , because is positive temperature coefficient (TC). The equation for is shown in equation (2) below. Since the positive TC for has smaller value than negative TC of , therefore Q 2 has more number of BJT transistors connected in parallel in order to obtain a higher value to increase the ratio between the two current densities. Eight BJT transistors in parallel for Q 2 is chosen in this circuit design. Further, the ratio of and can also be chosen to scale the K design constant.
Also shown in Fig. 2 that output node of the op-amp and PMOS transistors M 1 and M 2 have completed the feedback loop to form a negative feedback stability structure. In order to pull the bandgap reference voltage away from the first stable operating point into second stable operating point, a start-up circuit is needed. Fig. 4 shows the start-up circuit in this work. At the beginning of the start-up phase, V A node is 0V and it is connected to the input of an inverter formed by transistors M S2 and M S3 . Thus transistor M S4 is always in ON state. When voltage supply, V CC is ramping up from 0V, a current path is created through transistor M S4 in order to increase the voltage level at node V A , thus pulling the bandgap away from the first stable operating point. At the end of the start-up phase where the bandgap is at its second stable operating point, V A voltage level will turn off MS4 and disconnect the start-up circuit from the bandgap circuit. Transistor M S1 is tuned as a resistor to lower the transition level of the inverter, so that V A voltage level is high enough to turn off M S4 . The layout design occupied total area of m x m. The layout design is shown in Fig. 8 . This bandgap design has a comparatively smaller layout area compare the total area of layout design by NaSun and Robert Sobot using m CMOS technology [5] . Table 1 shows the summary of simulation specification. This bandgap has achieved a very low power consumption, which is only . This is rather a much better achievement compare to NaSun and Robert Sobot [5] , which is 
C. Op-amp Circuit

